


01_Index	BB		RF	
02_Block_Diagram		32_CAMERA IF	39.Customer_RFI	65.GPS
03_I2C_ID_Overview		33_Flash LED	40.RF_Block	66.NFC_PN553
04_Change_Notice		34_FingerPrint	41.RF_Transceiver_MT6190_Power	
05_BB_POWER_PDN		35_SENSORS	42.RF_Transceiver_MT6190	
06_BB_POWER_PDN		36_SIM/SD IF	43.RF interface	
07_BB_POWER_IO		37_Testpoint/Shielding/GND	44.APT/ET_Module_1	
08_BB_1		38_Sub PCB IF / USB IF	45.APT/ET_Module_2	
09_BB_2			46.FBRX_SWITCH	
10_BB_3			47.LTE_LB_TRX	
11_BB_4			48.LTE_MHB_TRX	
12_BB_AUXADC_Thermal			49.MMBPA_ENDC	
13_POWER_MT6359-Buck			50.N41_TRX	
14_POWER_MT6359-LDO			51.N77/78/79_TRX	
15_POWER_MT6359-General			52.RF_LMH_PRX	
16_POWER_MT6359_Clock			53.RF_LMH_DRX	
17_POWER_MT6315			54.N78/79_RX and MIMO	
18_POWER_MT6315_VMD			55.Antenna_0_PRX_LB+MIMO_MHB	
19_POWER_MT6360_BUCK_LDO			56.Antenna_1_PRX_UHBCB+N41	
20_POWER_MT6360_General			57.Antenna_2_DRX_UHBCB+N41	
21_POWER_MT6360_Charger			58.Antenna_6_MIMO_UHBCB+N41	
22_POWER_EXT			59.Antenna_7_MIMO_UHBCB+N41	
23_Memory_UFS_LPDDR4X			60.Antenna_5_DRX_LMHB	
24_POWER_MT6359_AUDIO			61.Sar_sensor_SX9338IULTRT	
25_SPK			62.WCN_IC_Power_GND	
26_Receiver			63.WCN_RF0_ANT3	
27_MIC			64.WCN_RF1_ANT4	
28_Earphone				
29_Battery/Sidekey				
30_Charger_V600				
31_LCD/CTP IF				

02_Block_Diagram




04_Change_Notice


Date	Version	Page	Change notice
20120.10.15			Changed from 5G-C HW
20120.10.16			1st release

Title		003_Change_Notice		REV: 003	
DOCUMENT NO: 98024_1_56_20230808_1440				Size D	
DEPARTMENT: BB		DESIGNER: huanghongqi			
					
Date: Tuesday, August 10, 2021		Sheet		3 of 323	

10_BB_POWER_PDN



11_BB_POWER_PDN






Schematic design notice of "11_BB_POWER_PDN" page.

Note 11-1: Differential pair of PMIC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

011_BB_POWER_PDN		REV: V02
DOCUMENT NO.: 98034_1_18_20210609_1408		SW: D
DEPARTMENT: BB	DESIGNER: huanghongfei	
Date: Tuesday, August 10, 2021		Sheet: 11 of 102

12_BB_POWER_IO





Schematic design notice:

Note 13-1: The load cap. have to be placed as close to REFP ball as possible.

Note 13-2: "PWRAP_SPI0_CSN" and "AUD_DAT_MOS0" pin features in trapping pin to enable JTAG.

PWRAP_SPI0_CSN	AUD_DAT_MOS0	AP JTAG	IO JTAG
H (Default)	L (Default)	N/A	N/A
L	H	SPI0+ENT8	N/A
L (by external PD)	L	SPI0+ENT8	ENT16/ENT17/ENT18/ENT19/ENT20
L (by external PD)	H	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	N/A

Note 13-3: "AUD_NLE_MOS1" features in trapping pin to enable JTAG over USB 2.0 port.

AUD_NLE_MOS1	USB JTAG
L (Default)	USB 2.0
H	DP/DM output JTAG

Note 13-4: "AUD_SYNC_MOS1" and "AUD_NLE_MOS10" pin features in trapping pin to booting (eMMC/UFS).

AUD_SYNC_MOS1	AUD_NLE_MOS10	Storage Booting
L (Default)	L (Default)	Only UFS boot
L	H	Only eMMC boot
H (by external PU)	L	Reserved
H (by external PU)	H (by external PU)	Reserved


Note 13-5: "AUD_DAT_MOS11" and "AUD_DAT_MOS12" pin features in trapping pin to enable DDR.

AUD_DAT_MOS11	AUD_DAT_MOS12	SPMI_P_SCL	DDR
L (Default)	L (Default)	L (Default)	LP4x-MCP-4266Mbps
L	H	L (Default)	LP4x-Discrete-4266Mbps
H (by external PU)	L	L (Default)	Reserved
H (by external PU)	H (by external PU)	L (Default)	Reserved


Note : SPMI_P_SCL for DDR 4266Mbps/3733Mbps Co-load, 'L' = 4266Mbps, 'H (by external PU)' = 3733Mbps

Note 13-6: "AUD_DAT_MISO1" is trapping pin to select VEMC Voltage.

AUD_DAT_MISO1	VEMC Voltage
L (Default)	VEMC=3.0V
H	VEMC=2.5V
(by external PU)	




close the SoC





HW Version	010	011	100	0100	0101	0102
00017_1_00	0	0	0	SMT	SMT	SMT
00017_1_10	0	0	1	SMT	SMT	MT
00017_1_11	0	1	0	SMT	MT	SMT
00017_1_12	0	1	1	SMT	MT	MT
00017_1_13	1	0	0	MT	SMT	SMT
00017_1_14	1	0	1	MT	SMT	MT
00017_1_15	1	1	0	MT	MT	SMT
00017_1_16	1	1	1	MT	MT	MT

File	015_BB_3_MSC	REV: 000
DOCUMENT NO:	00014_1_16_0030000_1440	Size: 0
DEPARTMENT:	BB	DESIGNER: huanghengkai
DATE:	Tuesday, August 10, 2021	Sheet: 15 of 153




Note 16-1: R4001 please select 60.4 ohm (1%) resistor






Circuit Type	BUCK Name (Application name)	Output Voltage Range(V)	BOOT Defalut	Iout max(mA)
Buck	VPROC1 (DVDD_GPU)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800
	VPROC2 (DVDD_PROC_L)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800
	VGP11+12 (DVDD_PROC_B)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800*2
	VCORE (DVDD_CORE)	0.40~1.3 (6.25mV/step)	ON(0.75)	4800
	VMD09 (VRF09_PMU)	0.50~1.10 (6.25mV/step)	OFF	4800
	VPU (VDIGRF_PMU)	0.40~1.19 (12.5.mV/step)	ON(0.7)	2400
	VS1 (VS1_PMU)	1.86~2.20 (12.5.mV/step)	ON(2.0)	2200
	VS2 (VS2_PMU)	1.20~1.50 (12.5.mV/step)	ON(1.35)	2500
	VPA (VPA_PMU)	0.50~3.40 (50mV/step)	OFF	1000


21_POWER_MT6365-LDO




LDO Name	Output Voltage(V)	BOOT Defaulot	Iout max(mA)	Expected use
VEF28	2.80	OFF(2.8)	200	RFFE
VUSB	3.07	ON(3.07)	200	USB
VAUX18	1.84	ON(1.84)	50	AUXADC
VXO22	2.24	ON(2.24)	25	DCXO
VRFCK	1.4@boot 1.6@work	ON(1.4)	10	DCXO
VBIF28	2.80	OFF(2.8)	50	Battery Interface
VRTC	2.80	ON(2.8)	2	RTC
DVDD18_DIG	1.80	ON(1.8)	10	PMIC Digital
VSIM1	1.7/1.8/1.86/2.76/3.0/3.1	OFF(1.86)	200	SIM
VSIM2	1.7/1.8/1.86/2.76/3.0/3.1	OFF(1.86)	200	SIM
VCN33_1	3.3/3.4/3.5/3.6	OFF(3.3)	800	Connectivity
VCN33_2	3.3/3.4/3.5/3.6	OFF(3.3)	800	Connectivity
VEMC	2.55/2.9/3.0/3.3	ON(3.0)	800	eMMC/UFS
VIO28	2.8/2.9/3.0/3.1/3.2/3.3	OFF(2.8)	200	IO&Sensor
VIBR	2.7/2.8/3/3.3	OFF(2.8)	200	Vibrator
VEFUSE	1.80	OFF(1.8)	300	EFUSE
VAUD18	1.80	ON(1.8)	300	Audio
VCAMIO	1.80	OFF(1.8)	300	Camera IO
VM18	1.80	ON(1.8)	300	DRAM
VRF18	1.80	OFF(1.8)	450	RF
VIO18	1.80	ON(1.8)	600	IO&Sensor
VCN18	1.80	OFF(1.8)	1200	Connectivity
VUFS	1.86	ON(1.86)	1200	eMMC/UFS
VBCK	1.24	ON(1.24)	10	DCXO
VA09	0.85	ON(0.85)	300	DIGRF SRAM (VRF0P85 MEM_PMU)
VA12	1.2	ON(1.2)	300	AP Analog Module
VCN13	1.3	OFF(1.3)	350	Connectivity
VSRAM_PROG1	0.60~1.2 (6.25mV/step)	ON(0.85)	600	CPUB SRAM
VSRAM_PROG2	0.60~1.2 (6.25mV/step)	ON(0.85)	600	CPUL SRAM
VSRAM_OTHERS	0.60~1.2 (6.25mV/step)	ON(0.75)	600	OTHERS SRAM
VSRAM_MD	0.60~1.2 (6.25mV/step)	ON(0.85)	600	GPU SRAM
VRF12	1.2	ON(1.2)	800	AP Analog Module

22_POWER_MT6365-General





MT6315 4-Phase Buck (GPU)




40

C

T.M.


Title 025_Reserved		REV: V1.0
DOCUMENT NO: 98038_1_10_20210808_1448		Size: D
DEPARTMENT: 001	DESIGNER: hasegaharuki	
		
Date: Tuesday, August 10, 2021	Sheet 25	of 152

26_POWER_MT6360_BUCK_LDO



Circuit Type	Name	Output Voltage Range(V)	BOOT Defalut	Iout max(mA)	Expected use
Buck	BUCK1	0.3~1.3 (5mV/step)	ON(1.125)	3000	VDRAM1
	BUCK2	0.3~1.3 (5mV/step)	ON(0.75)	3000	VSRAM_CORE+ADSP
LDO	LDO1	1.8/2.2.1/2.5/2.7/ 2.8/2.9/3.1/3.3	OFF(1.8)	150	Fingerprint
	LDO2	1.8/2.2.1/2.5/2.7/ 2.8/2.9/3.1/3.3	OFF(1.8)	200	CAM AVDD
	LDO3	1.8/2.9/3/3.3	OFF(3.0)	200	SD Card
	LDO5	2.9/3/3.3	OFF(3.0)	800	SD Card
	LDO6	0.75	ON(0.75)	300	EMI_VMDDR
	LDO7	0.6	ON(0.6)	600	EMI_VDDQ

27_POWER_MT6360_General




Note 27-1: UVLO_SEL pin is define difference UVLO power configuration. The power configuration is used to RuvloSel (R2706) to select.

Note 27-2: HW_TRAPPING is define difference power configuration. The power configuration is used to Rhw_trapping (R2709&R2704) to select.

REG_PMU0x04[7:5] : HW_SYSUV_SEL[2:0]	RUVLO_SEL Range(Ω)		
	Min	Typ	Max
000 (2.8V)	Short to VDDA		
001 (2.9V)	936K	1.8M	---
010 (3.0V)	234K	430K	663K
011 (3.1V)	58K	100K	165K
100 (3.2V)	14K	28K	41K
101~111 (3.3V)	---	7.5K	10K

REG_PMU0x09[2:0] : HW_TRAPPING[2:0]	Rhw_trapping Range(Ω)			BUCK1	BUCK2	LDO6	LDO7
	Min	Typ	Max				
000	Short to VDDA			0.725V	1.125V	0.75V	0.6V
001	936K	1.8M	---	0.725V	1.125V	X	1.8V
010 (Default)	234K	430K	663K	1.125V	0.725V	0.75V	0.6V
011	58K	100K	165K	1.125V	0.725V	X	1.8V
100	14K	28K	41K	0.725V	1.225V	X	X
101	3.8K	7.5K	10K	1.225V	0.725V	X	X
110	0.96K	1.6K	2.4K	0.725V	1.125V	X	X
111	---	422	603	0.725V	0.725V	X	X



Title		028_POWER_MIT6360_Chapter		Version: V10	
DOCUMENT NO.:				98018_1_16_20121009_1440	
DEPARTMENT:				DESIGNER: huanghong	
					
Date:		Tuesday, August 10, 2021		Sheet 28 of 152	

40


C

T.M.

Title 029_Reserved		REV: 000
DOCUMENT NO: 98024_1_56_20230809_1440		Size D
DEPARTMENT: 88	DESIGNER: huanghempai	
Notes: Tuesday, August 15, 2023		Sheet 29 of 323



44 Memory_UFS_LPDDR4X



Schematic design notice of "44_Memory_UFS_LPDDR4X" page.

Note 44-1: Please refer to power supply related page select LDO7_VOUT / BUCK1_LX output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to uMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of UFS.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC [$>10\mu\text{F}$, at PMIC page]:
please also refer to MMD and layout guide for placement.

MSB Pattern	MSB Description
MSB[0] = 1 (MSB[0] = 1)	Signal = MSB[0] = 1
MSB[1] = 0 (MSB[1] = 0)	Signal = MSB[1] = 0
MSB[2] = 0 (MSB[2] = 0)	Signal = MSB[2] = 0
MSB[3] = 0 (MSB[3] = 0)	Signal = MSB[3] = 0
MSB[4] = 0 (MSB[4] = 0)	Signal = MSB[4] = 0
MSB[5] = 0 (MSB[5] = 0)	Signal = MSB[5] = 0
MSB[6] = 0 (MSB[6] = 0)	Signal = MSB[6] = 0
MSB[7] = 0 (MSB[7] = 0)	Signal = MSB[7] = 0
MSB[8] = 0 (MSB[8] = 0)	Signal = MSB[8] = 0
MSB[9] = 0 (MSB[9] = 0)	Signal = MSB[9] = 0
MSB[10] = 0 (MSB[10] = 0)	Signal = MSB[10] = 0
MSB[11] = 0 (MSB[11] = 0)	Signal = MSB[11] = 0
MSB[12] = 0 (MSB[12] = 0)	Signal = MSB[12] = 0
MSB[13] = 0 (MSB[13] = 0)	Signal = MSB[13] = 0
MSB[14] = 0 (MSB[14] = 0)	Signal = MSB[14] = 0
MSB[15] = 0 (MSB[15] = 0)	Signal = MSB[15] = 0
MSB[16] = 0 (MSB[16] = 0)	Signal = MSB[16] = 0
MSB[17] = 0 (MSB[17] = 0)	Signal = MSB[17] = 0
MSB[18] = 0 (MSB[18] = 0)	Signal = MSB[18] = 0
MSB[19] = 0 (MSB[19] = 0)	Signal = MSB[19] = 0
MSB[20] = 0 (MSB[20] = 0)	Signal = MSB[20] = 0
MSB[21] = 0 (MSB[21] = 0)	Signal = MSB[21] = 0
MSB[22] = 0 (MSB[22] = 0)	Signal = MSB[22] = 0
MSB[23] = 0 (MSB[23] = 0)	Signal = MSB[23] = 0
MSB[24] = 0 (MSB[24] = 0)	Signal = MSB[24] = 0
MSB[25] = 0 (MSB[25] = 0)	Signal = MSB[25] = 0
MSB[26] = 0 (MSB[26] = 0)	Signal = MSB[26] = 0
MSB[27] = 0 (MSB[27] = 0)	Signal = MSB[27] = 0
MSB[28] = 0 (MSB[28] = 0)	Signal = MSB[28] = 0
MSB[29] = 0 (MSB[29] = 0)	Signal = MSB[29] = 0
MSB[30] = 0 (MSB[30] = 0)	Signal = MSB[30] = 0
MSB[31] = 0 (MSB[31] = 0)	Signal = MSB[31] = 0
MSB[32] = 0 (MSB[32] = 0)	Signal = MSB[32] = 0
MSB[33] = 0 (MSB[33] = 0)	Signal = MSB[33] = 0
MSB[34] = 0 (MSB[34] = 0)	Signal = MSB[34] = 0
MSB[35] = 0 (MSB[35] = 0)	Signal = MSB[35] = 0
MSB[36] = 0 (MSB[36] = 0)	Signal = MSB[36] = 0
MSB[37] = 0 (MSB[37] = 0)	Signal = MSB[37] = 0
MSB[38] = 0 (MSB[38] = 0)	Signal = MSB[38] = 0
MSB[39] = 0 (MSB[39] = 0)	Signal = MSB[39] = 0
MSB[40] = 0 (MSB[40] = 0)	Signal = MSB[40] = 0
MSB[41] = 0 (MSB[41] = 0)	Signal = MSB[41] = 0
MSB[42] = 0 (MSB[42] = 0)	Signal = MSB[42] = 0
MSB[43] = 0 (MSB[43] = 0)	Signal = MSB[43] = 0
MSB[44] = 0 (MSB[44] = 0)	Signal = MSB[44] = 0
MSB[45] = 0 (MSB[45] = 0)	Signal = MSB[45] = 0
MSB[46] = 0 (MSB[46] = 0)	Signal = MSB[46] = 0
MSB[47] = 0 (MSB[47] = 0)	Signal = MSB[47] = 0
MSB[48] = 0 (MSB[48] = 0)	Signal = MSB[48] = 0
MSB[49] = 0 (MSB[49] = 0)	Signal = MSB[49] = 0
MSB[50] = 0 (MSB[50] = 0)	Signal = MSB[50] = 0
MSB[51] = 0 (MSB[51] = 0)	Signal = MSB[51] = 0
MSB[52] = 0 (MSB[52] = 0)	Signal = MSB[52] = 0
MSB[53] = 0 (MSB[53] = 0)	Signal = MSB[53] = 0
MSB[54] = 0 (MSB[54] = 0)	Signal = MSB[54] = 0
MSB[55] = 0 (MSB[55] = 0)	Signal = MSB[55] = 0
MSB[56] = 0 (MSB[56] = 0)	Signal = MSB[56] = 0
MSB[57] = 0 (MSB[57] = 0)	Signal = MSB[57] = 0
MSB[58] = 0 (MSB[58] = 0)	Signal = MSB[58] = 0
MSB[59] = 0 (MSB[59] = 0)	Signal = MSB[59] = 0
MSB[60] = 0 (MSB[60] = 0)	Signal = MSB[60] = 0
MSB[61] = 0 (MSB[61] = 0)	Signal = MSB[61] = 0
MSB[62] = 0 (MSB[62] = 0)	Signal = MSB[62] = 0
MSB[63] = 0 (MSB[63] = 0)	Signal = MSB[63] = 0
MSB[64] = 0 (MSB[64] = 0)	Signal = MSB[64] = 0
MSB[65] = 0 (MSB[65] = 0)	Signal = MSB[65] = 0
MSB[66] = 0 (MSB[66] = 0)	Signal = MSB[66] = 0
MSB[67] = 0 (MSB[67] = 0)	Signal = MSB[67] = 0
MSB[68] = 0 (MSB[68] = 0)	Signal = MSB[68] = 0
MSB[69] = 0 (MSB[69] = 0)	Signal = MSB[69] = 0
MSB[70] = 0 (MSB[70] = 0)	Signal = MSB[70] = 0
MSB[71] = 0 (MSB[71] = 0)	Signal = MSB[71] = 0
MSB[72] = 0 (MSB[72] = 0)	Signal = MSB[72] = 0
MSB[73] = 0 (MSB[73] = 0)	Signal = MSB[73] = 0
MSB[74] = 0 (MSB[74] = 0)	Signal = MSB[74] = 0
MSB[75] = 0 (MSB[75] = 0)	Signal = MSB[75] = 0
MSB[76] = 0 (MSB[76] = 0)	Signal = MSB[76] = 0
MSB[77] = 0 (MSB[77] = 0)	Signal = MSB[77] = 0
MSB[78] = 0 (MSB[78] = 0)	Signal = MSB[78] = 0
MSB[79] = 0 (MSB[79] = 0)	Signal = MSB[79] = 0
MSB[80] = 0 (MSB[80] = 0)	Signal = MSB[80] = 0
MSB[81] = 0 (MSB[81] = 0)	Signal = MSB[81] = 0
MSB[82] = 0 (MSB[82] = 0)	Signal = MSB[82] = 0
MSB[83] = 0 (MSB[83] = 0)	Signal = MSB[83] = 0
MSB[84] = 0 (MSB[84] = 0)	Signal = MSB[84] = 0
MSB[85] = 0 (MSB[85] = 0)	Signal = MSB[85] = 0
MSB[86] = 0 (MSB[86] = 0)	Signal = MSB[86] = 0
MSB[87] = 0 (MSB[87] = 0)	Signal = MSB[87] = 0
MSB[88] = 0 (MSB[88] = 0)	Signal = MSB[88] = 0
MSB[89] = 0 (MSB[89] = 0)	Signal = MSB[89] = 0
MSB[90] = 0 (MSB[90] = 0)	Signal = MSB[90] = 0
MSB[91] = 0 (MSB[91] = 0)	Signal = MSB[91] = 0
MSB[92] = 0 (MSB[92] = 0)	Signal = MSB[92] = 0
MSB[93] = 0 (MSB[93] = 0)	Signal = MSB[93] = 0
MSB[94] = 0 (MSB[94] = 0)	Signal = MSB[94] = 0
MSB[95] = 0 (MSB[95] = 0)	Signal = MSB[95] = 0
MSB[96] = 0 (MSB[96] = 0)	Signal = MSB[96] = 0
MSB[97] = 0 (MSB[97] = 0)	Signal = MSB[97] = 0
MSB[98] = 0 (MSB[98] = 0)	Signal = MSB[98] = 0
MSB[99] = 0 (MSB[99] = 0)	Signal = MSB[99] = 0
MSB[100] = 0 (MSB[100] = 0)	Signal = MSB[100] = 0
MSB[101] = 0 (MSB[101] = 0)	Signal = MSB[101] = 0
MSB[102] = 0 (MSB[102] = 0)	Signal = MSB[102] = 0
MSB[103] = 0 (MSB[103] = 0)	Signal = MSB[103] = 0
MSB[104] = 0 (MSB[104] = 0)	Signal = MSB[104] = 0
MSB[105] = 0 (MSB[105] = 0)	Signal = MSB[105] = 0
MSB[106] = 0 (MSB[106] = 0)	Signal = MSB[106] = 0
MSB[107] = 0 (MSB[107] = 0)	Signal = MSB[107] = 0
MSB[108] = 0 (MSB[108] = 0)	Signal = MSB[108] = 0
MSB[109] = 0 (MSB[109] = 0)	Signal = MSB[109] = 0
MSB[110] = 0 (MSB[110] = 0)	Signal = MSB[110] = 0
MSB[111] = 0 (MSB[111] = 0)	Signal = MSB[111] = 0
MSB[112] = 0 (MSB[112] = 0)	Signal = MSB[112] = 0
MSB[113] = 0 (MSB[113] = 0)	Signal = MSB[113] = 0
MSB[114] = 0 (MSB[114] = 0)	Signal = MSB[114] = 0
MSB[115] = 0 (MSB[115] = 0)	Signal = MSB[115] = 0
MSB[116] = 0 (MSB[116] = 0)	Signal = MSB[116] = 0
MSB[117] = 0 (MSB[117] = 0)	Signal = MSB[117] = 0
MSB[118] = 0 (MSB[118] = 0)	Signal = MSB[118] = 0
MSB[119] = 0 (MSB[119] = 0)	Signal = MSB[119] = 0
MSB[120] = 0 (MSB[120] = 0)	Signal = MSB[120] = 0
MSB[121] = 0 (MSB[121] = 0)	Signal = MSB[121] = 0
MSB[122] = 0 (MSB[122] = 0)	Signal = MSB[122] = 0
MSB[123] = 0 (MSB[123] = 0)	Signal = MSB[123] = 0
MSB[124] = 0 (MSB[124] = 0)	Signal = MSB[124] = 0
MSB[125] = 0 (MSB[125] = 0)	Signal = MSB[125] = 0
MSB[126] = 0 (MSB[126] = 0)	Signal = MSB[126] = 0
MSB[127] = 0 (MSB[127] = 0)	Signal = MSB[127] = 0
MSB[128] = 0 (MSB[128] = 0)	Signal = MSB[128] = 0
MSB[129] = 0 (MSB[129] = 0)	Signal = MSB[129] = 0
MSB[130] = 0 (MSB[130] = 0)	Signal = MSB[130] = 0
MSB[131] = 0 (MSB[131] = 0)	Signal = MSB[131] = 0
MSB[132] = 0 (MSB[132] = 0)	Signal = MSB[132] = 0
MSB[133] = 0 (MSB[133] = 0)	Signal = MSB[133] = 0
MSB[134] = 0 (MSB[134] = 0)	Signal = MSB[134] = 0
MSB[135] = 0 (MSB[135] = 0)	Signal = MSB[135] = 0
MSB[136] = 0 (MSB[136] = 0)	Signal = MSB[136] = 0
MSB[137] = 0 (MSB[137] = 0)	Signal = MSB[137] = 0
MSB[138] = 0 (MSB[138] = 0)	Signal = MSB[138] = 0
MSB[139] = 0 (MSB[139] = 0)	Signal = MSB[139] = 0
MSB[140] = 0 (MSB[140] = 0)	Signal = MSB[140] = 0
MSB[141] = 0 (MSB[141] = 0)	Signal = MSB[141] = 0
MSB[142] = 0 (MSB[142] = 0)	Signal = MSB[142] = 0
MSB[143] = 0 (MSB[143] = 0)	Signal = MSB[143] = 0
MSB[144] = 0 (MSB[144] = 0)	Signal = MSB[144] = 0
MSB[145] = 0 (MSB[145] = 0)	Signal = MSB[145] = 0
MSB[146] = 0 (MSB[146] = 0)	Signal = MSB[146] = 0
MSB[147] = 0 (MSB[147] = 0)	Signal = MSB[147] = 0
MSB[148] = 0 (MSB[148] = 0)	Signal = MSB[148] = 0
MSB[149] = 0 (MSB[149] = 0)	Signal = MSB[149] = 0
MSB[150] = 0 (MSB[150] = 0)	Signal = MSB[150] = 0
MSB[151] = 0 (MSB[151] = 0)	Signal = MSB[151] = 0
MSB[152] = 0 (MSB[152] = 0)	Signal = MSB[152] = 0
MSB[153] = 0 (MSB[153] = 0)	Signal = MSB[153] = 0
MSB[154] = 0 (MSB[154] = 0)	Signal = MSB[154] = 0
MSB[155] = 0 (MSB[155] = 0)	Signal = MSB[155] = 0
MSB[156] = 0 (MSB[156] = 0)	Signal = MSB[156] = 0
MSB[157] = 0 (MSB[157] = 0)	Signal = MSB[157] = 0
MSB[158] = 0 (MSB[158] = 0)	Signal = MSB[158] = 0
MSB[159] = 0 (MSB[159] = 0)	Signal = MSB[159] = 0
MSB[160] = 0 (MSB[160] = 0)	Signal = MSB[160] = 0
MSB[161] = 0 (MSB[161] = 0)	Signal = MSB[161] = 0
MSB[162] = 0 (MSB[162] = 0)	Signal = MSB[162] = 0
MSB[163] = 0 (MSB[163] = 0)	Signal = MSB[163] = 0
MSB[164] = 0 (MSB[164] = 0)	Signal = MSB[164] = 0
MSB[165] = 0 (MSB[165] = 0)	Signal = MSB[165] = 0
MSB[166] = 0 (MSB[166] = 0)	Signal = MSB[166] = 0
MSB[167] = 0 (MSB[167] = 0)	Signal = MSB[167] = 0
MSB[168] = 0 (MSB[168] = 0)	Signal = MSB[168] = 0
MSB[169] = 0 (MSB[169] = 0)	Signal = MSB[169] = 0
MSB[170] = 0 (MSB[170] = 0)	Signal = MSB[170] = 0
MSB[171] = 0 (MSB[171] = 0)	Signal = MSB[171] = 0
MSB[172] = 0 (MSB[172] = 0)	Signal = MSB[172] = 0
MSB[173] = 0 (MSB[173] = 0)	Signal = MSB[173] = 0
MSB[174] = 0 (MSB[174] = 0)	Signal = MSB[174] = 0
MSB[175] = 0 (MSB[175] = 0)	Signal = MSB[175] = 0
MSB[176] = 0 (MSB[176] = 0)	Signal = MSB[176] = 0
MSB[177] = 0 (MSB[177] = 0)	Signal = MSB[177] = 0
MSB[178] = 0 (MSB[178] = 0)	Signal = MSB[178] = 0
MSB[179] = 0 (MSB[179] = 0)	Signal = MSB[179] = 0
MSB[180] = 0 (MSB[180] = 0)	Signal = MSB[180] = 0
MSB[181] = 0 (MSB[181] = 0)	Signal = MSB[181] = 0
MSB[182] = 0 (MSB[182] = 0)	Signal = MSB[182] = 0
MSB[183] = 0 (MSB[183] = 0)	Signal = MSB[183] = 0
MSB[184] = 0 (MSB[184] = 0)	Signal = MSB[184] = 0
MSB[185] = 0 (MSB[185] = 0)	Signal = MSB[185] = 0
MSB[186] = 0 (MSB[186] = 0)	Signal = MSB[186] = 0
MSB[187] = 0 (MSB[187] = 0)	Signal = MSB[187] = 0
MSB[188] = 0 (MSB[188] = 0)	Signal = MSB[188] = 0
MSB[189] = 0 (MSB[189] = 0)	Signal = MSB[189] = 0
MSB[190] = 0 (MSB[190] = 0)	Signal = MSB[190] = 0
MSB[191] = 0 (MSB[191] = 0)	Signal = MSB[191] = 0
MSB[192] = 0 (MSB[192] = 0)	Signal = MSB[192] = 0
MSB[193] = 0 (MSB[193] = 0)	Signal = MSB[193] = 0
MSB[194] = 0 (MSB[194] = 0)	Signal = MSB[194] = 0
MSB[195] = 0 (MSB[195] = 0)	Signal = MSB[195] = 0
MSB[196] = 0 (MSB[196] = 0)	Signal = MSB[196] = 0
MSB[197] = 0 (MSB[197] = 0)	Signal = MSB[197] = 0
MSB[198] = 0 (MSB[198] = 0)	Signal = MSB[198] = 0
MSB[199] = 0 (MSB[199] = 0)	Signal = MSB[199] = 0
MSB[200] = 0 (MSB[200] = 0)	Signal = MSB[200] = 0
MSB[201] = 0 (MSB[201] = 0)	Signal = MSB[201] = 0
MSB[202] = 0 (MSB[202] = 0)	Signal = MSB[202] = 0
MSB[203] = 0 (MSB[203] = 0)	Signal = MSB[203] = 0
MSB[204] = 0 (MSB[204] = 0)	Signal = MSB[204] = 0
MSB[205] = 0 (MSB[205] = 0)	Signal = MSB[205] = 0
MSB[206] = 0 (MSB[206] = 0)	Signal = MSB[206] = 0
MSB[207] = 0 (MSB[207] = 0)	Signal = MSB[207] = 0
MSB[208] = 0 (MSB[208] = 0)	Signal = MSB[208] = 0
MSB[209] = 0 (MSB[209] = 0)	Signal = MSB[209] = 0
MSB[210] = 0 (MSB[210] = 0)	Signal = MSB[210] = 0
MSB[211] = 0 (MSB[211] = 0)	Signal = MSB[211] = 0
MSB[212] = 0 (MSB[212] = 0)	Signal = MSB[212] = 0
MSB[213] = 0 (MSB[213] = 0)	Signal = MSB[213] = 0
MSB[214] = 0 (MSB[214] = 0)	Signal = MSB[214] = 0
MSB[215] = 0 (MSB[215] = 0)	Signal = MSB[215] = 0
MSB[216] = 0 (MSB[216] = 0)	Signal = MSB[216] = 0
MSB[217] = 0 (MSB[217] = 0)	Signal = MSB[217] = 0
MSB[218] = 0 (MSB[218] = 0)	Signal = MSB[218] = 0
MSB[219] = 0 (MSB[219] = 0)	Signal = MSB[219] = 0
MSB[220] = 0 (MSB[220] = 0)	Signal = MSB[220] = 0
MSB[221] = 0 (MSB[221] = 0)	Signal = MSB[221] = 0
MSB[222] = 0 (MSB[222] = 0)	Signal = MSB[222] = 0
MSB[223] = 0 (MSB[223] = 0)	Signal = MSB[223] = 0
MSB[224] = 0 (MSB[224] = 0)	Signal = MSB[224] = 0
MSB[225] = 0 (MSB[225] = 0)	Signal = MSB[225] = 0
MSB[226] = 0 (MSB[226] = 0)	Signal = MSB[226] = 0
MSB[227] = 0 (MSB[227] = 0)	Signal = MSB[227] = 0
MSB[228] = 0 (MSB[228] = 0)	Signal = MSB[228] = 0
MSB[229] = 0 (MSB[229] = 0)	Signal = MSB[229] = 0
MSB[230] = 0 (MSB[230] = 0)	Signal = MSB[230] = 0
MSB[231] = 0 (MSB[231] = 0)	Signal = MSB[231] = 0
MSB[232] = 0 (MSB[232] = 0)	Signal = MSB[232] = 0
MSB[233] = 0 (MSB[233] = 0)	Signal = MSB[233] = 0
MSB[234] = 0 (MSB[234] = 0)	Signal = MSB[234] = 0
MSB[235] = 0 (MSB[235] = 0)	Signal = MSB[235] = 0
MSB[236] = 0 (MSB[236] = 0)	Signal = MSB[236] = 0
MSB[237] = 0 (MSB[237] = 0)	Signal = MSB[237] = 0
MSB[238] = 0 (MSB[238] = 0)	Signal = MSB[238] = 0
MSB[239] = 0 (MSB[239] = 0)	Signal = MSB[239] = 0
MSB[240] = 0 (MSB[240] = 0)	Signal = MSB[240] = 0
MSB[241] = 0 (MSB[241] = 0)	Signal = MSB[241] = 0
MSB[242] = 0 (MSB[242] = 0)	Signal = MSB[242] = 0
MSB[243] = 0 (MSB[243] = 0)	Signal = MSB[243] = 0
MSB[244] = 0 (MSB[244] = 0)	Signal = MSB[244] = 0
MSB[245] = 0 (MSB[245] = 0)	Signal = MSB[245] = 0
MSB[246] = 0 (MSB[246] = 0)	Signal = MSB[246] = 0
MSB[247] = 0 (MSB[247] = 0)	Signal = MSB[247] = 0
MSB[248] = 0 (MSB[248] = 0)	Signal = MSB[248] = 0
MSB[249] = 0 (MSB[249] = 0)	Signal = MSB[249] = 0
MSB[250] = 0 (MSB[250] = 0)	Signal = MSB[250] = 0
MSB[251] = 0 (MSB[251] = 0)	Signal = MSB[251] = 0
MSB[252] = 0 (MSB[252] = 0)	Signal = MSB[252] = 0
MSB[253] = 0 (MSB[253] = 0)	Signal = MSB[253] = 0
MSB[254] = 0 (MSB[254] = 0)	Signal = MSB[254] = 0
MSB[255] = 0 (MSB[255] = 0)	Signal = MSB[255] = 0
MSB[256] = 0 (MSB[256] = 0)	Signal = MSB[256] = 0
MSB[257] = 0 (MSB[257] = 0)	Signal = MSB[257] = 0
MSB[258] = 0 (MSB[258] = 0)	Signal = MSB[258] = 0
MSB[259] = 0 (MSB[259] = 0)	Signal = MSB[259] = 0
MSB[260] = 0 (MSB[260] = 0)	Signal = MSB[260] = 0
MSB[261] = 0 (MSB[261] = 0)	Signal = MSB[261] = 0
MSB[262] = 0 (MSB[262] = 0)	Signal = MSB[262] = 0
MSB[263] = 0 (MSB[263] = 0)	Signal = MSB[263] = 0
MSB[264] = 0 (MSB[264] = 0)	Signal = MSB[264] = 0
MSB[265] = 0 (MSB[265] = 0)	Signal = MSB[265] = 0
MSB[266] = 0 (MSB[266] = 0)	Signal = MSB[266] = 0
MSB[267] = 0 (MSB[267] = 0)	Signal = MSB[267] = 0
MSB[268] = 0 (MSB[268] = 0)	Signal = MSB[268] = 0
MSB[269] = 0 (MSB[269] = 0)	Signal = MSB[269] = 0


Title		060_MTE362_MPI Bridge	REV: V1.0
DOCUMENT NO.:		00016_1_36_20210809_1440	Size D
DEPARTMENT:		BB	DESIGNER: huangzhongpi
HYUNDAI			
Date:		Tuesday, August 30, 2021	Sheet 60 of 152




Title		061_PERI_6365_AUDIO_PMC		ENCLOSURE
DOCUMENT NO.:		90016_1_16_20120809_1440		Size D
DEPARTMENT:		R&D		DESIGNER: huangzhenping
				
Date:		Tuesday, August 10, 2021		Sheet 61 of 1

066_SPK/REC

FOR SPK




FOR REC




兼容艾为AW87389

067_Receiver


Receiver



MAIN MIC




AUX MIC




Title		REV: 100
DOCUMENT NO: 068_MIC_1_56_20230808_1440		Size: D
DEPARTMENT: BB		DESIGNER: huanghanyu
Date: Tuesday, August 15, 2023		Sheet: 68 of 123

069_Earphone



Earphone MIC



Schematic design notice of "62_PERI_AUDIO_IO" page.

Note 69-1: Part # of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (-90dB) but this BOM change will results in FM RSSI 10dB degraded .

Note 69-2: Reserved Cap C6910 for CS/RS test, please double check multi-key function when used

Note 4-3:

Earphone Jack P: Main Board	Earphone Jack P: Sub Board
0415	0415

Note 4-4:


1. Need do SW configuration for DCC mode
2. Analog input impedance is as below, please customer check the detail requirement with mic vendor
if the mic used has special requirement on the input impedance of analog input

REF ID	UL Mode	REN	TYP	MAX	UNIT
C	DCC	-	-	2ip	F


Note 4-5: Please select R6231 with 0402 size

070_Battery/Sidekey


BATTERY CONNECTOR



BAT ID




Thermal



POWER KEY /VOL KEY


DO NOT put pull-up resistor on PWRKEY



FORCE DOWNLOAD


Title		070_BATTERY/SIDEKEY	REV: V10
DOCUMENT NO.:		00018_1_10_20210806_1440	Size D
DEPARTMENT:		BIS	DESIGNER: huanghongli
			
Date:		Tuesday, August 10, 2021	Sheet 70 of 152

071_Smart Cap Divider Charger




R7112:
单chargepump, 76K 1%电阻NC
双chargepump, 电阻值根据实际调整


072_LCD/CTP IF




Main LCM




LCD-BACKLIGHT&GATE DRIVER




LDO FOR IOVCC




075_CAMERA IF Main Camera 50M




Wide Camera 8M



Front Camera 16M



LDO for Camera




078_Flash/RGB/Vibrator

Flash LED




LRA Driver IC




AW8695 I2C Address:
AD=0: 0xB4(W)/0xB5(R)
AD=1: 0xB6(W)/0xB7(R)

White LED




IR LED




080_FingerPrint

Fingerprint




082_SENSORS

M-SENSOR




M-Sensor reserved

FRONT ALS SENSOR



Accerometer + GYRO SENSOR




REAR ALS SENSOR

Schematic design notice of "82_PERI_SENSORS_MEMS_ALS/PS" page.	
Note 82-1:	[M sensor] Keep a minimum distance of 15mm from power ICs / PCB traces of more than 100mA / magnet component. Check HW design notice for more detail
Note 82-2:	[A+G] For optimized GPS performance, please check HW design notice for Sensor selection guide
Note 82-3:	[A+G] MUST use SPI for optimized sensor hub performance
Note 82-4:	[A+G] Suggest choose sensor support FIFO watermark interrupt, otherwise we cannot support Hifi-sensor, daydream VR. And Sensor-location accuracy will become worse.
Note 82-5:	DO NOT share Sensor hub I2C to other non-SCP device

082_SENSORS		REV: V02
DOCUMENT NO:	08204_1_16_20230809_1440	Size: D
DEPARTMENT:	BS	DESIGNER: huanghengkai
Date: Tuesday, August 15, 2023		Sheet: 02 of 02

084_SIM/SD IF


CONNECTOR




SIM CARD

SIM1


SIM2




T_Card




HOT PLUG DETECT




087_Sub PCB IF / USB IF




AUDIO CAP




USB IF



USB IF






101.RF_Block

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

Title: 101.RF_Block		Sheet: 101	
Document No: 00014_1_14_20230805_1400		Date:	Custom
Department: RF	Designed: Alan Wu		
			
Date: Tuesday August 10, 2021		Sheet: 101	of 102

Power Supply of Transceiver


REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		




Title		102.RF_Transceiver_MT619		REV: PW	
DOCUMENT NO:				98016_1_14_20210009_1460	
DEPARTMENT:		RF		DESIGNER: Xue Wei	
					
Date:		Tuesday, August 10, 2021		Sheet 102 of 11	

Transceiver MT6190M


Title		103.RF_Transceiver_MT619007		REV: V10	
DOCUMENT NO:				98016_1_16_20230809_1660	
DEPARTMENT:				RF	
DESIGNER:				Xue Wei	
					
Date:		Tuesday, August 10, 2021		Sheet 103 of 152	






105_POWER_EXT

External VRFIO18_LDO




Title105_POWER_EXT		Rev: V02
Document No.: 00014_1_M_20210001_1408		Rev: 0
Department: EE	Designer: Ning Xiong	
Date: Tuesday, August 10, 2021		Sheet: 005 of 100




	3
--	---


Title		107.APT/ET_Module_2		REV: V20	
DOCUMENT NO.		06016_1_16_20230609_1440		Size: Custom	
DEPARTMENT:		SF		DESIGNER: Xue Wei	
					
Reviewed: Tuesday, August 15, 2023		Checked: 107		107	




B28B IN配置上件




B5




N8 CN/IN兼容设计, IN配置上件




B28a




B8




B34+B39 SAW




B1/3



B2




B7




109.VC7643-62M #1



U10901需要更换SAFQC2G35MA0H0A建库




Title		109.VC7643_62MW#1	REV: V1.0
DOCUMENT NO.:		98016_1_16_20210809_1440	Size D
DEPARTMENT:		RF	DESIGNER: Xue Wei
			
Date:		Tuesday, August 10, 2021	Sheet 109 of 152


110.VC7643-63#2






VC7920-21




Title		112.VC7920-21_ASM	REV: V02
DOCUMENT NO:		00036_1_16_20210809_1440	Size D
DEPARTMENT:		RF	DESIGNER: Ren shuping
			
Date:		Tuesday, August 30, 2021	Sheet 112 of 152










N77_TRX

VC7530



MHB_DRX_MIMO





环型垫片



主板接地弹片



US12拉高到VIO (拉低与PRX US12冲突)

[illegible]

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

D

D

C

C

B

B

A

A

Schematic design notice of "51_CONNECTIVITY_CONSYS_MT6631"

Note 51-1: For R5015 size, please select 0402 size or larger one

Note 51-2: Please refer to MT6762 Baseband design notice for VCN33_LDO selection guide


Note 51-3: If WiFi 5G not support, connect pin 34(WF_RF_5G) to GND

Note 51-4: Pin 36 (AVDD28_FM) must be connected to VCN28 even if FM not support

Note 51-5: If WiFi 5G were no need, VCN33 could be chosen from PMIC output (VCN33_PMU)

VERSION	1	EDITED BY	LAST_EDITOR	LAST EDIT DATE	2-23-2007_10:06
---------	---	-----------	-------------	----------------	-----------------

File	546.WCM_MT6631	Rev	100
DOCUMENT NO.	88016_1_16_20210809_1440	Doc	Control
DEPARTMENT	RF	DESIGNED	Run Wen
			
Date: Tuesday, August 10, 2021 Sheet 146 of 150			



151.Sar_sensor

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

P/N: 151.000000		REV: 000	
DOCUMENT NO: 00010_1_16_20230000_1400		Date	Custom
DEPARTMENT: 00		DISSEMINATION: For Use	
			
Date: Tuesday, August 10, 2021		Sheet	101 of 102



REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

152.NFC-ST21NFCD

D

C



B

A



VERSION	EDITED BY	LAST EDIT DATE
1	LAST_EDITOR	2-23-2007_10:06